




Converter Circuit for Ternary ALU Verification

Sunmeank Kim, Youngchang Choi, Seunghan Baek, and Seokhyeong Kang
EE Department, POSTECH, South Korea

Introduction


- Further device scaling is restricted because of power density limit.
- MVL is one of the solution.
- To verify ternary ALU, data conversion is required.

Purpose




- Ternary ALU verification.
- Individual converter verification.

Simulation Results



Floor Plan




- 15 Bond pads (Ternary ALU verification)
+ Probe pads (Converters, Ternary DAC)
- Binary Input $\rightarrow$ B2T Converter $\rightarrow$ Ternary ALU $\rightarrow$
T2B Converter $\rightarrow$ Binary Output

Bondpad Size	390 μm X 390 μm
Bondpad Interval	910 μm X 910 μm / 765 μm X 765 μm
Probepad Array Location	(60,60)
Probepad Size	110 μm X 110 μm
Probepad Interval	20 μm X 20 μm


Ternary to Binary Converter

- Ternary input $\rightarrow$ Binary output
- 1-to-2, 2-to-4 T2B Converter



Binary to Ternary Converter

- Binary input $\rightarrow$ Ternary output
- 2-to-1, 2-to-2, 3-to-2, 4-to-3 B2T Converter



Ternary DAC

